

IN THE CLAIMS:

1. (previously amended) A method of decoding errors occurring in data stored in memory, comprising:

applying data to be stored in a buffer memory as a plurality of data words to a generator matrix to generate parity check bits;

storing the data words in a plurality of buffer locations in the buffer memory and the parity check bits in one or more buffer locations in the buffer memory following the buffer locations that contain the data;

reading the stored data and parity check bits;

regenerating the parity check bits; and

producing from the stored and regenerated parity check bits a result that is usable to directly identify the buffer location of a data word that contains an erroneous bit and the location of the erroneous bit in the data word contained in the identified buffer location.
2. (original) The method of claim 1 wherein the result is in the form of a syndrome.
3. (previously amended) The method of claim 1 wherein the result identifies an address of the buffer location.
4. (cancel)

5. (original) The method of claim 1 wherein the generator matrix comprises a data portion and a parity check generation portion, and the parity check generation portion comprises rows of bits corresponding to binary representations of the buffer locations used to store the data.

6. (original) The method of claim 5 wherein the parity check generation portion of the generator matrix comprises columns of bit sequences usable to select combinations of data bits for parity check bit generation, each column corresponding to a different parity check bit.

7. (original) The method of claim 6 wherein the generator matrix has a minimum distance of three and describes an error correction code with single-bit error correction capability.

8. (previously amended) The method of claim 7 wherein one of the columns is usable to generate a parity check bit for the parity check bits that correspond to the data .

9. (original) The method of claim 7 wherein one of the columns is usable to select data parity in producing a parity check bit.

10. (original) The method of claim 6 wherein the generator matrix has a minimum distance of four and describes an error correction code with single-bit error correction capability.

11. (original) The method of claim 10 wherein the columns comprise a column to select data parity in producing a parity check bit and a column to generate a parity check bit for the parity check bits that correspond to the data.

12. (previously amended) The method of claim 6 wherein the generator matrix has a minimum distance of five and describes an error correction code with a double-bit error correction capability, and wherein producing comprises:

producing from the stored and regenerated parity check bits a result that is usable to directly identify the locations of two erroneous bits of the data word contained in the identified buffer location .

13. (original) The method of claim 12 wherein the rows of the parity check generation portion comprise bits corresponding to a first field element and a second field element, and wherein the second field element has the same properties as the first field element.

14. (original) The method of claim 13 wherein the second field element is generated from the first field element.

15. (original) The method of claim 13 wherein the second field element is generated from the first field element by a cyclic rotation of bits in the first field element.

16. (original) The method of claim 13 wherein the first and second field elements are field elements of a Galois field of $GF(2^p)$, where p is an integer.

17. (original) The method of claim 16 wherein the first element comprises a binary representation β^k and the second element comprises a binary representation β^{sk} where k is an integer in a range of 1 to 2^p-1 and s does not divide 2^p-1 .

18. (original) The method of claim 17 wherein the integer p is equal to 14.

19. (original) The method of claim 18 wherein s is equal to 5.

20. (original) The method of claim 17 wherein the two erroneous bits are associated with ones of the first and second elements, and the first and second elements provide the locations of the two erroneous bits.

21. (currently amended) The method of claim 20 wherein the first element comprises a binary representation β^k and the second element comprises a binary representation β^{-k} where k is an integer in a range of 1 to 2^p-1 .

22. (original) The method of claim 14 wherein the first element comprises a normal basis representation of a binary number.

23. (original) An encoding method comprising:

applying data to be stored in a buffer memory to a generator matrix as a plurality of data words to generate parity check bits, the generator matrix comprising a data portion and a parity check generation portion, and the parity check generation portion comprises rows of bits corresponding to binary representations of the respective buffer locations to be used to store the data words;

storing the data in the buffer memory at the buffer locations; and

storing the parity check bits in a location of the buffer memory following the locations that contain the data.

24. (previously amended) A data storage system comprising:

a storage medium;

a controller coupled to the storage medium; and

a buffer memory coupled to the storage medium and the controller for storing data to be written to the storage medium and data read from the storage medium;

wherein the controller is operable to perform the following steps:

applying data to be stored in a buffer memory as a plurality of data words to a generator matrix to generate parity check bits;

storing the data words in a plurality of buffer locations and the parity check bits in a

buffer location of the buffer memory following the locations that contain the data;
reading the stored data and parity check bits;
regenerating the parity check bits; and
producing from the stored and regenerated parity check bits a result that is usable to directly identify a buffer location of a data word that contains an erroneous bit and the location of the erroneous bit in the data word .

25. (previously amended) A data storage system comprising:

a storage medium;

a controller coupled to the storage medium; and

a buffer memory coupled to the storage medium and the controller for storing data to be written to the storage medium and data read from the storage medium;

wherein the controller is operable to perform the following steps:

applying data to be stored in the buffer memory as a plurality of data words to a generator matrix to generate parity check bits, the generator matrix comprising a data portion and a parity check generation portion, and the parity check generation portion comprises rows of bits corresponding to binary representations of the respective buffer locations to be used to store the data;

storing the data in the buffer memory at the buffer locations; and

storing the parity check bits in the buffer memory in a buffer location following the locations that contain the data.

26. (previously amended) An apparatus comprising:

a controller coupled to a storage medium; and

a buffer memory coupled to the controller for storing data to be written to the storage medium and data read from the storage medium;

wherein the controller is operable to perform the following steps:

applying data to be stored in a buffer memory as a plurality of data words to a generator matrix to generate parity check bits;

storing the data words in respective buffer memory locations and the parity check bits in a buffer location following the locations that contain the data;

reading the stored data and parity check bits;

regenerating the parity check bits; and

producing from the stored and regenerated parity check bits a result that is usable to directly identify a buffer location of a data word that contains an erroneous bit and the location of the erroneous bit in the data word.

27. (original) An apparatus comprising:

a controller coupled to a storage medium; and

a buffer memory coupled to the controller for storing data to be written to the storage medium and data read from the storage medium;

wherein the controller is operable to perform the following steps:

applying data to be stored in a plurality of locations in the buffer memory to a generator matrix to generate parity check bits, the generator matrix comprising a data portion and a parity check generation portion, and the parity check generation portion comprises rows of bits corresponding to binary representations of the buffer locations to be used to store the data;

storing the data in the buffer memory at the buffer locations; and

storing the parity check bits in the buffer memory in a buffer location following the locations that contain the data.